



University of Bahrain  
CE -- CIT -- UOB

TEST 2 (13 May 2015) ITCE 444:  $\mu$ P-Based Design

Dr. Riyadh Al – Hakim

Time: 60 minutes

**Note:** Throughout the following two questions, the  $\mu$ C clock frequency is kept @ 8 MHz.

**Q1.** [60 marks]

The following program generates a square wave at bit 7 of port D:

- Find the frequency of the generated wave
- Make changes in the program to get minimum frequency. Find this frequency.
- Make changes in the program to get maximum frequency. Find this frequency.
- What hardware and software changes will make the frequency = 1 cycle/hour ?

```
BCF    TRIS ,  
MOVLW 0x  
MOVWF TOCON  
HERE  MOVLW 0x  
MOVWF TMR0H  
MOVLW 0x  
MOVWF TMR0L  
BCF    INTCON, TMR0IF  
BTG    PORT ,  
BSF    TOCON, TMR0ON  
AGAIN BTFS    INTCON, TMR0IF  
BRA    AGAIN  
BCF    TOCON, TMR0ON  
BRA    HERE
```

**Q2.** [40 marks]

Assume 3 ideal **2 mV/°C** linear temperature sensors are connected to 3 channels of the  $\mu$ C 10-bit ADC where  $V_{REF} = 0.6$  volt:

- Which **pins** would you use for the 3 channels and  $V_{REF}$  ?
- When you are processing the **second** temperature sensor, what values for the registers ADCON0 and ADCON1 will you write?
- Find the temperature range covered.
- Find the temperature resolution.
- Find the temperature if the ADC reading is 07F.
- What will be ADC reading at 35 °C?



ADFM	ADCS2	--	--	PCFG3	PCFG2	PCFG1	PCFG0
------	-------	----	----	-------	-------	-------	-------

**ADFM** A/D Result format select bit

1 = Right justified: The 10-bit result is in the ADRESL register and the lower 2 bits of ADRESH. That means the 6 most significant bits of the ADRESH register are all 0s.

0 = Left justified: The 10-bit result is in the ADRESL register and the upper 2 bits of ADRESL. That means the 6 least significant bits of the ADRESL register are all 0s.

**ADCS2** A/D Clock Select bit 2. This bit along with the ADCS1 and ADCS0 bits of the ADCON0 register decide the conversion clock for the ADC. The default value for ADCS2 is 0, which means setting the ADCS0 and ADCS1 values of ADCON0 can give us clock conversion of  $F_{osc}/2$ ,  $F_{osc}/8$ , and  $F_{osc}/32$ . See the ADCON0 register.

**PCFGs: A/D Port Configuration Control bits:**

PCFGs	AN7	AN6	AN5	AN4	AN3	AN2	AN1	AN0	Vref+	Vref-	C/R
0 0 0 0	A	A	A	A	A	A	A	A	Vdd	Vss	8/0
0 0 0 1	A	A	A	A	Vref+	A	A	A	AN3	Vss	7/1
0 0 1 0	D	D	D	A	A	A	A	A	Vdd	Vss	5/0
0 0 1 1	D	D	D	A	Vref+	A	A	A	AN3	Vss	4/1
0 1 0 0	D	D	D	D	A	D	A	A	Vdd	Vss	3/0
0 1 0 1	D	D	D	D	Vref+	D	A	A	AN3	Vss	2/1
0 1 1 x	D	D	D	D	D	D	D	D	-	-	0/0
1 0 0 0	A	A	A	A	Vref+	Vref-	A	A	AN3	AN2	6/2
1 0 0 1	D	D	A	A	A	A	A	A	Vdd	Vss	6/0
1 0 1 0	D	D	A	A	Vref+	A	A	A	AN3	Vss	5/1
1 0 1 1	D	D	A	A	Vref+	Vref-	A	A	AN3	AN2	4/2
1 1 0 0	D	D	D	A	Vref+	Vref-	A	A	AN3	AN2	3/2
1 1 0 1	D	D	D	D	Vref+	Vref-	A	A	AN3	AN2	2/2
1 1 1 0	D	D	D	D	D	D	D	A	Vdd	Vss	1/0
1 1 1 1	D	D	D	D	Vref+	Vref-	D	A	AN3	AN2	1 /2

A = Analog input, D = Digital I/O

C/R = # of analog input channels / # of pins used for A/D voltage reference

The default is option 0000, which gives us 8 channels of analog input and uses the Vdd of PIC18 as Vref.